

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 12/28/2005

	APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
	10/648,939	08/27/2003	Robert A. Penchuk	A0312.70480 US00	5934
	7590 12/28/2005			EXAMINER	
	Steven J. Henry			LE, VU ANH	
	Wolf, Greenfield & Sacks, P.C. 600 Atlantic Avenue Boston, MA 02210			ART UNIT	PAPER NUMBER
				2824	

Please find below and/or attached an Office communication concerning this application or proceeding.

		CY		
	Application No.	Applicant(s)		
	10/648,939	PENCHUK, ROBERT A.		
Office Action Summary	Examiner	Art Unit		
	Vu A. Le	2824		
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet wi	th the correspondence address		
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perions for reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNIO 1.136(a). In no event, however, may a read will apply and will expire SIX (6) MON ute, cause the application to become AB	CATION. apply be timely filed THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).		
Status				
1) Responsive to communication(s) filed on 07	October 2005.			
2a) This action is FINAL . 2b) ⊠ Th	nis action is non-final.			
3) Since this application is in condition for allow	ance except for formal matte	ers, prosecution as to the merits is		
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D	. 11, 453 O.G. 213.		
Disposition of Claims				
4)⊠ Claim(s) <u>1 and 4-13</u> is/are pending in the ap	the application.			
4a) Of the above claim(s) is/are withdr				
5)⊠ Claim(s) <u>11-13</u> is/are allowed.				
6)⊠ Claim(s) <u>1 and 4-10</u> is/are rejected.				
7) Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction and	or election requirement.			
Application Papers				
9) The specification is objected to by the Examir	ner.			
10)⊠ The drawing(s) filed on 27 August 2003 is/are	e: a)⊠ accepted or b)□ ob	ected to by the Examiner.		
Applicant may not request that any objection to the	e drawing(s) be held in abeyan	ce. See 37 CFR 1.85(a).		
Replacement drawing sheet(s) including the corre	ection is required if the drawing(s) is objected to. See 37 CFR 1.121(d).		
11)☐ The oath or declaration is objected to by the I	Examiner. Note the attached	Office Action or form PTO-152.		
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of:	gn priority under 35 U.S.C. §	119(a)-(d) or (f).		
1.☐ Certified copies of the priority docume	nts have been received.			
2. Certified copies of the priority docume	nts have been received in Ap	oplication No		
Copies of the certified copies of the pri	iority documents have been	received in this National Stage		
application from the International Bure	au (PCT Rule 17.2(a)).			
* See the attached detailed Office action for a lis	st of the certified copies not i	eceived.		
Attachment(s)	冖	(070 440)		
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)		ummary (PTO-413))/Mail Date		
Paper No(s)/Mail Date 10/14/05.	_	formal Patent Application (PTO-152)		

Art Unit: 2824

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 1. Claim 6 is rejected under 35 U.S.C. 102(e) as being anticipated by Sandford (US 2002/0093508).

Sandford (Fig.2) discloses a method of addressing an array of memory cells, comprising writing groups of bits linearly arrayed with respect to each other, and reading groups of bits linearly arrayed with respect to each other and orthogonally disposed to the groups of bits written (see Abstract and flow chart in Fig.2).

Application/Control Number: 10/648,939 Page 3

Art Unit: 2824

2. Claims 1, 4-5, 7-9 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Itoh (5,220,530).

Itoh (Fig.2, col.1, lines 24-26) discloses a memory cell, comprising: a charge storage element (charge storage layer 35, col.1, line 38), a one-transistor switch (34, col.1, lines 28-32) constructed and arranged to selectively connect the storage element to a first data line (40), responsive to a first select signal (39), and a one-transistor gain element (33) having an input connected to receive a signal from the storage element and constructed and arranged to selectively provide a corresponding output signal to a second data line (read BL 37), the gain element comprising a FET (the gain transistor is MOSFET, col.1, line 32) having a first terminal (the gate terminal) connected to the storage element, a second terminal (the source/drain terminal) connected to the second data line and a third terminal (the drain/source terminal) selectively connected to one of a first power supply and a second power supply, the FET being symmetrical with respect to the second and third terminals (in MOSFET technology, the drain and source terminals are interchangeable due to its symmetry), wherein the switch transfers a signal from the first data line onto the storage element and transfers a signal from the storage element onto the first data line when selected by the first select signal (see col.1).

Allowable Subject Matter

1. Claims 5, 8-9, 11-13 are allowed.

Response to Arguments

- 2. Applicant's arguments filed 10/07/05 have been fully considered but they are not persuasive.
- 3. The Applicant argues that Itoh does not meet the limitation "the FET being symmetrical with respect to the second and third terminals". Figures 1 and 2 of Itoh show the structure of a gain memory cell with the symmetrical layout structure of FET 34. For example, Fig.1 shows the control gate 39 is between the source/drain 36 and the drain/source 40. The layer structure in Fig.1 (the bird view picture) clearly shows the symmetrical FET 39.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vu A. Le whose telephone number is (571) 272-1871. The examiner can normally be reached on M-F (7:00-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vu A. Le

Primary Examiner Art Unit 2824

baulu

12/16/05